Functional Partitioning for Low Power
نویسندگان
چکیده
Power reductions in VLSI systems have become a critical metric for design evaluation. Although power reduction techniques can be applied at every level of design abstraction, most automated power reduction techniques apply to the lower levels of design abstraction. Previous works have shown that sizable power reductions can be achieved by shutting down a system’s sub-circuits when they are not needed. However, these shutdown techniques focus on shutting down only portions of the controller or the datapath of a single custom hardware processor. We therefore investigated the power reduction attainable by the evolving automated technique of functional partitioning, in which a process is automatically divided into multiple simpler, mutually exclusive, communicating processors, and then shut down the inactive processors. By shutting down the entire inactive processor, we have in effect shut down both the controller and datapath. Power reduction is accomplished because only one smaller processor is active at a time. In addition to power reduction, functional partitioning also provides solutions to a variety of synthesis problems and does not require the modification of the synthesis tool. We present results showing that this functional partitioning technique can reduce power, on average, by 49% over unoptimized systems.
منابع مشابه
Abstract of the Dissertation Functional Partitioning for Low Power by Enoch
of the Dissertation Functional Partitioning for Low Power
متن کاملFSMD Functional Partitioning for Low Power Using Energy Estimation and Bounds
Partitioning a system has been shown an effective method for power reduction. Partitioning can be applied to either the controller or the datapath. A recent FSMD functional partitioning technique have shown that when partitioning is applied to both the controller AND the datapath, a much greater power saving is achievable. However, the partitioning problem is known to be NPcomplete. In this pap...
متن کاملProcedural Functional Partitioning for Low Power
Power consumption in VLSI systems has become a critical metric for design evaluation. Although power reduction techniques can be applied at every level of design abstraction, most techniques are applied to the lower levels such as the register-transfer or gate levels and are limited to reducing power only to a portion of the entire circuit. We demonstrate power reduction using a coarsegrained p...
متن کاملFunctional partitioning for low power distributed systems of systems-on-a-chip - Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and th
In this paper, we present a functional partitioning method for low power real-time distributed embedded systems whose constituent nodes are systems-on-a-chip (SOCs). The systemlevel specification is assumed to be given as a set of task graphs. The goal is to partition the task graphs so that each partitioned segment is implemented as an SOC and the embedded system is realized as a distributed s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999